

**System and Method for a
Configurable Interface Controller**

BACKGROUND OF THE INVENTION

1. Technical Field

5 The present invention relates in general to a system and method for a configurable interface controller. More particularly, the present invention relates to a system and method for dynamically assigning external interface pins to a particular input-output controller.

10 **2. Description of the Related Art**

 A circuit designer attempts to maximize silicon utilization by balancing the number of external interface pins that the circuit includes with the number of gates that the circuit requires. A circuit design layout has an
15 input-output (I/O) ring that is located around the perimeter of the layout whereby the I/O ring includes a pad that corresponds to each external interface pin.

 In some circuit layouts, the layout is considered "pad limited" in that the I/O ring dictates the size of the
20 layout because of an over abundance of input and output pads included in the I/O ring. For example, the number of pads in a particular layout may make the dimensions of the I/O ring perimeter 10mm on each side (e.g. 10mm x 10mm), yet the circuit logic itself encompasses only 5mm x 5mm of
25 the layout. In this example, 75 sq. mm (100 sq. mm - 25 sq. mm) of the layout space is unused which equates to excess silicon manufacturing costs.

Circuit designers scrutinize which interfaces to include in a particular circuit design. A circuit designer understands the impracticality of including an overabundance of interfaces in a circuit design. In order to
5 determine which interfaces to include in a circuit design, the circuit designer attempts to identify interfaces that a customer may wish to use when connecting peripherals to the device. For example, a circuit designer may know that customers may wish to communicate with peripheral devices
10 using USB ports. In this example, the circuit designer determines the most practical number of USB interfaces to include in the design.

A circuit design for a processor includes input-output controllers (IOC) that manage data exchange between the
15 processor and a particular fixed interface. For example, a processor may include three high speed fixed interfaces whereby the processor includes three corresponding IOC's, each IOC being dedicated to a particular high-speed interface.

20 A challenge found, however, is that processors with fixed interfaces are limited in which peripheral devices may be connected. For example, if a processor has two input interfaces with four input pins each, a peripheral device with four output pins should be connected to one of
25 the processor's input interface in order to best utilize the input interface.

Furthermore, a processor with a fixed interface is not able to assign interface pins to a first IOC if the interface pins are assigned to a second IOC. Using the
30 example described above, if a peripheral device with two

output pins is connected to the processor's first interface that corresponds to a first IOC, the processor is not able to re-assign its two unused input pins to a different input interface that corresponds to a second IOC. In this
5 example, the processor's input interfaces are not best utilized because a peripheral device is connected to the processor that does not have a matching interface.

What is needed, therefore, is a system and method for dynamically assigning interface pins to a particular input-
10 output controller in order to maximize interface pin utilization.

SUMMARY

It has been discovered that the aforementioned challenges are resolved by using flexible input-output logic between an interface and a plurality of input-output
5 controllers (IOC) whereby the flexible input-output logic dynamically assigns interface pins to particular IOC's. Each IOC has corresponding flexible input-output logic which connects interface pins to the particular IOC. A
flexible input-output control configures each flexible
10 input-output logic, such as during system boot, in a manner corresponding to a processor's peripheral device connections.

A device has a common input bus and a common output bus. The common input bus includes a particular number of
15 input pins, such as five input pins, and the common output bus has a particular number of output pins, such as seven output pins. The flexible input-output control identifies a number of input pins to assign to a first IOC, and uses the first IOC's corresponding flexible input-output logic
20 (i.e. first flexible input-output logic) to connect the number of input pins to the first IOC. For example, the flexible input-output control may configure the first flexible input-output control to connect the first three input pins of the common input bus to the first IOC.

25 The flexible input-output control then identifies a number of input pins to assign to a second IOC and uses the second IOC's corresponding flexible input-output logic (i.e. second flexible input-output logic) to connect the number of input pins to the second IOC. Using the example

described above, if an input interface included five input pins and the flexible input-output control assigned the first three input pins to the first IOC, the flexible input-output control then assigns the remaining two input
5 pins to the second IOC.

The flexible input-output control uses the first flexible input-output logic and second flexible input-output logic to assign output pins to either the first IOC or the second IOC as well. A program developer may
10 reprogram the flexible input-output control to reconfigure interface pin assignments at a particular time, such as system boot-up, based upon peripheral devices that are connected to the device.

The foregoing is a summary and thus contains, by
15 necessity, simplifications, generalizations, and omissions of detail; consequently, those skilled in the art will appreciate that the summary is illustrative only and is not intended to be in any way limiting. Other aspects, inventive features, and advantages of the present
20 invention, as defined solely by the claims, will become apparent in the non-limiting detailed description set forth below.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention may be better understood, and its numerous objects, features, and advantages made apparent to those skilled in the art by referencing the
5 accompanying drawings. The use of the same reference symbols in different drawings indicates similar or identical items.

Figure 1 illustrates the overall architecture of a computer network in accordance with the present invention;

10 **Figure 2** is a diagram illustrating the structure of a processing unit (PU) in accordance with the present invention;

Figure 3 is a diagram illustrating the structure of a broadband engine (BE) in accordance with the present
15 invention;

Figure 4 is a diagram illustrating the structure of an synergistic processing unit (SPU) in accordance with the present invention;

20 **Figure 5** is a diagram illustrating the structure of a processing unit, visualizer (VS) and an optical interface in accordance with the present invention;

Figure 6 is a diagram illustrating one combination of processing units in accordance with the present invention;

25 **Figure 7** illustrates another combination of processing units in accordance with the present invention;

Figure 8 illustrates yet another combination of processing units in accordance with the present invention;

Figure 9 illustrates yet another combination of processing units in accordance with the present invention;

Figure 10 illustrates yet another combination of processing units in accordance with the present invention;

5 **Figure 11A** illustrates the integration of optical interfaces within a chip package in accordance with the present invention;

Figure 11B is a diagram of one configuration of processors using the optical interfaces of **Figure 11A**;

10 **Figure 11C** is a diagram of another configuration of processors using the optical interfaces of **Figure 11A**;

Figure 12A illustrates the structure of a memory system in accordance with the present invention;

15 **Figure 12B** illustrates the writing of data from a first broadband engine to a second broadband engine in accordance with the present invention;

Figure 13 is a diagram of the structure of a shared memory for a processing unit in accordance with the present invention;

20 **Figure 14A** illustrates one structure for a bank of the memory shown in **Figure 13**;

Figure 14B illustrates another structure for a bank of the memory shown in **Figure 13**;

25 **Figure 15** illustrates a structure for a direct memory access controller in accordance with the present invention;

Figure 16 illustrates an alternative structure for a direct memory access controller in accordance with the present invention;

Figures; 17-31 illustrate the operation of data synchronization in accordance with the present invention;

Figure 32 is a three-state memory diagram illustrating the various states of a memory location in accordance with
5 the data synchronization scheme of the-present invention;

Figure 33 illustrates the structure of a key control table for a hardware sandbox in accordance with the present invention;

Figure 34 illustrates a scheme for storing memory
10 access keys for a hardware sandbox in accordance with the present invention;

Figure 35 illustrates the structure of a memory access control table for a hardware sandbox in accordance with the present invention;

Figure 36 is a flow diagram of the steps for accessing
15 a memory sandbox using the key control table of **Figure 33** and the memory access control table of **Figure 35**;

Figure 37 illustrates the structure of a software cell in accordance with the present invention;

Figure 38 is a flow diagram of the steps for issuing
20 remote procedure calls to SPUs in accordance with the present invention;

Figure 39 illustrates the structure of a dedicated
25 pipeline for processing streaming data in accordance with the present invention;

Figure 40 is a flow diagram of the steps performed by the dedicated pipeline of **Figure 39** in the processing of streaming data in accordance with the present invention;

Figure 41 illustrates an alternative structure for a dedicated pipeline for the processing of streaming data in accordance with the present invention;

Figure 42 illustrates a scheme for an absolute timer
5 for coordinating the parallel processing of applications and data by SPUs in accordance with the present invention;

Figure 43 is a diagram showing a processor element architecture which includes a plurality of heterogeneous processors;

10 **Figure 44A** is a diagram showing a device that uses a common memory map to share memory between heterogeneous processors;

Figure 44B is a diagram showing a local storage area divided into private memory and non-private memory;

15 **Figure 45** is a flowchart showing steps taken in configuring local memory located in a synergistic processing complex;

Figure 46A is a diagram showing a central device with predefined interfaces connected to two peripheral devices;

20 **Figure 46B** is a diagram showing two peripheral devices connected to a central device with mis-matching input and output interfaces;

Figure 47A is a diagram showing a device with dynamic interfaces that is connected to a first set of peripheral
25 devices;

Figure 47B is a diagram showing a central device with dynamic interfaces that has re-allocated pin assignments in order to match two newly connected peripheral devices;

Figure 48 is a flowchart showing steps taken in a device configuring its dynamic input and output interfaces based upon peripheral devices that are connected to the device;

- 5 **Figure 49A** is a diagram showing input pin assignments for swizel logic corresponding to two input controllers;

Figure 49B is a diagram showing output pin assignments for flexible input-output logic corresponding to two output controllers; and

- 10 **Figure 50** is a diagram showing a flexible input-output logic embodiment.

DETAILED DESCRIPTION

The following is intended to provide a detailed description of an example of the invention and should not be taken to be limiting of the invention itself. Rather,
5 any number of variations may fall within the scope of the invention which is defined in the claims following the description.

The overall architecture for a computer system **101** in accordance with the present invention is shown in **Figure 1**.

10 As illustrated in this figure, system **101** includes network **104** to which is connected a plurality of computers and computing devices. Network **104** can be a LAN, a global network, such as the Internet, or any other computer network.

15 The computers and computing devices connected to network **104** (the network's "members") include, e.g., client computers **106**, server computers **108**, personal digital assistants (PDAs) **110**, digital television (DTV) **112** and other wired or wireless computers and computing devices.

20 The processors employed by the members of network **104** are constructed from the same common computing module. These processors also preferably all have the same ISA and perform processing in accordance with the same instruction set. The number of modules included within any particular
25 processor depends upon the processing power required by that processor.

For example, since servers **108** of system **101** perform more processing of data and applications than clients **106**, servers **108** contain more computing modules than clients

106. PDAs 110, on the other hand, perform the least amount of processing. PDAs 110, therefore, contain the smallest number of computing modules. DTV 112 performs a level of processing between that of clients 106 and servers 108. DTV
5 112, therefore, contains a number of computing modules between that of clients 106 and servers 108. As discussed below, each computing module contains a processing controller and a plurality of identical processing units for performing parallel processing of the data and
10 applications transmitted over network 104.

This homogeneous configuration for system 101 facilitates adaptability, processing speed and processing efficiency. Because each member of system 101 performs processing using one or more (or some fraction) of the same
15 computing module, the particular computer or computing device performing the actual processing of data and applications is unimportant. The processing of a particular application and data, moreover, can be shared among the network's members. By uniquely identifying the cells
20 comprising the data and applications processed by system 101 throughout the system, the processing results can be transmitted to the computer or computing device requesting the processing regardless of where this processing occurred. Because the modules performing this processing
25 have a common structure and employ a common ISA, the computational burdens of an added layer of software to achieve compatibility among the processors is avoided. This architecture and programming model facilitates the processing speed necessary to execute, e.g., real-time,
30 multimedia applications.

To take further advantage of the processing speeds and efficiencies facilitated by system **101**, the data and applications processed by this system are packaged into uniquely identified, uniformly formatted software cells

5 **102**. Each software cell **102** contains, or can contain, both applications and data. Each software cell also contains an ID to globally identify the cell throughout network **104** and system **101**. This uniformity of structure for the software cells, and the software cells' unique identification

10 throughout the network, facilitates the processing of applications and data on any computer or computing device of the network. For example, a client **106** may formulate a software cell **102** but, because of the limited processing capabilities of client **106**, transmit this software cell to
15 a server **108** for processing. Software cells can migrate, therefore, throughout network **104** for processing on the basis of the availability of processing resources on the network.

The homogeneous structure of processors and software
20 cells of system **101** also avoids many of the problems of today's heterogeneous networks. For example, inefficient programming models which seek to permit processing of applications on any ISA using any instruction set, e.g., virtual machines such as the Java virtual machine, are
25 avoided. System **101**, therefore, can implement broadband processing far more effectively and efficiently than today's networks.

The basic processing module for all members of network **104** is the processing unit (PU). **Figure 2** illustrates the
30 structure of a PU. As shown in this figure, PE **201** comprises a processing unit (PU) **203**, a direct memory

access controller (DMAC) **205** and a plurality of synergistic processing units (SPUs), namely, SPU **207**, SPU **209**, SPU **211**, SPU **213**, SPU **215**, SPU **217**, SPU **219** and SPU **221**. A local PE bus **223** transmits data and applications among the SPUs,
5 DMAC **205** and PU **203**. Local PE bus **223** can have, e.g., a conventional architecture or be implemented as a packet switch network. Implementation as a packet switch network, while requiring more hardware, increases available bandwidth.

10 PE **201** can be constructed using various methods for implementing digital logic. PE **201** preferably is constructed, however, as a single integrated circuit employing a complementary metal oxide semiconductor (CMOS) on a silicon substrate. Alternative materials for
15 substrates include gallium arsinide, gallium aluminum arsinide and other so-called III-B compounds employing a wide variety of dopants. PE **201** also could be implemented using superconducting material, e.g., rapid single-flux-quantum (RSFQ) logic.

20 PE **201** is closely associated with a dynamic random access memory (DRAM) **225** through a high bandwidth memory connection **227**. DRAM **225** functions as the main memory for PE **201**. Although a DRAM **225** preferably is a dynamic random access memory, DRAM **225** could be implemented using other
25 means, e.g., as a static random access memory (SRAM), a magnetic random access memory (MRAM), an optical memory or a holographic memory. DMAC **205** facilitates the transfer of data between DRAM **225** and the SPUs and PU of PE **201**. As further discussed below, DMAC **205** designates for each SPU
30 an exclusive area in DRAM **225** into which only the SPU can

write data and from which only the SPU can read data. This exclusive area is designated a "sandbox."

PU **203** can be, e.g., a standard processor capable of stand-alone processing of data and applications. In
5 operation, PU **203** schedules and orchestrates the processing of data and applications by the SPUs. The SPUs preferably are single instruction, multiple data (SIMD) processors. Under the control of PU **203**, the SPUs perform the
10 processing of these data and applications in a parallel and independent manner. DMAC **205** controls accesses by PU **203** and the SPUs to the data and applications stored in the shared DRAM **225**. Although PE **201** preferably includes eight SPUs, a greater or lesser number of SPUs can be employed in a PU depending upon the processing power required. Also, a
15 number of PUs, such as PE **201**, may be joined or packaged together to provide enhanced processing power.

For example, as shown in **Figure 3**, four PUs may be packaged or joined together, e.g., within one or more chip packages, to form a single processor for a member of
20 network **104**. This configuration is designated a broadband engine (BE). As shown in **Figure 3**, BE **301** contains four PUs, namely, PE **303**, PE **305**, PE **307** and PE **309**. Communications among these PUs are over BE bus **311**. Broad bandwidth memory connection **313** provides communication
25 between shared DRAM **315** and these PUs. In lieu of BE bus **311**, communications among the PUs of BE **301** can occur through DRAM **315** and this memory connection.

Input/output (I/O) interface **317** and external bus **319** provide communications between broadband engine **301** and the
30 other members of network **104**. Each PU of BE **301** performs processing of data and applications in a parallel and

independent manner analogous to the parallel and independent processing of applications and data performed by the SPUs of a PU.

Figure 4 illustrates the structure of an SPU. SPU **402** includes local memory **406**, registers **410**, four floating point units **412** and four integer units **414**. Again, however, depending upon the processing power required, a greater or lesser number of floating points units **412** and integer units **414** can be employed. In a preferred embodiment, local memory **406** contains 128 kilobytes of storage, and the capacity of registers **410** is 128.times.128 bits. Floating point units **412** preferably operate at a speed of 32 billion floating point operations per second (32 GFLOPS), and integer units **414** preferably operate at a speed of 32 billion operations per second (32 GOPS).

Local memory **406** is not a cache memory. Local memory **406** is preferably constructed as an SRAM. Cache coherency support for an SPU is unnecessary. A PU may require cache coherency support for direct memory accesses initiated by the PU. Cache coherency support is not required, however, for direct memory accesses initiated by an SPU or for accesses from and to external devices.

SPU **402** further includes bus **404** for transmitting applications and data to and from the SPU. In a preferred embodiment, this bus is 1,024 bits wide. SPU **402** further includes internal busses **408**, **420** and **418**. In a preferred embodiment, bus **408** has a width of 256 bits and provides communications between local memory **406** and registers **410**. Busses **420** and **418** provide communications between, respectively, registers **410** and floating point units **412**, and registers **410** and integer units **414**. In a preferred

embodiment, the width of busses **418** and **420** from registers **410** to the floating point or integer units is 384 bits, and the width of busses **418** and **420** from the floating point or integer units to registers **410** is 128 bits. The larger
5 width of these busses from registers **410** to the floating point or integer units than from these units to registers **410** accommodates the larger data flow from registers **410** during processing. A maximum of three words are needed for each calculation. The result of each calculation, however,
10 normally is only one word.

Figures. 5-10 further illustrate the modular structure of the processors of the members of network **104**. For example, as shown in **Figure 5**, a processor may comprise a single PU **502**. As discussed above, this PU typically
15 comprises a PU, DMAC and eight SPUs. Each SPU includes local storage (LS) . On the other hand, a processor may comprise the structure of visualizer (VS) **505**. As shown in **Figure 5**, VS **505** comprises PU **512**, DMAC **514** and four SPUs, namely, SPU **516**, SPU **518**, SPU **520** and SPU **522**. The space
20 within the chip package normally occupied by the other four SPUs of a PU is occupied in this case by pixel engine **508**, image cache **510** and cathode ray tube controller (CRTC) **504**. Depending upon the speed of communications required for PU **502** or VS **505**, optical interface **506** also may be included
25 on the chip package.

Using this standardized, modular structure, numerous other variations of processors can be constructed easily and efficiently. For example, the processor shown in **Figure 6** comprises two chip packages, namely, chip package **602**
30 comprising a BE and chip package **604** comprising four VSs. Input/output (I/O) **606** provides an interface between the BE

of chip package **602** and network **104**. Bus **608** provides communications between chip package **602** and chip package **604**. Input output processor (IOP) **610** controls the flow of data into and out of I/O **606**. I/O **606** may be fabricated as
5 an application specific integrated circuit (ASIC). The output from the VSs is video signal **612**.

Figure 7 illustrates a chip package for a BE **702** with two optical interfaces **704** and **706** for providing ultra high speed communications to the other members of network **104**
10 (or other chip packages locally connected). BE **702** can function as, e.g., a server on network **104**.

The chip package of **Figure 8** comprises two PEs **802** and **804** and two VSs **806** and **808**. An I/O **810** provides an interface between the chip package and network **104**. The
15 output from the chip package is a video signal. This configuration may function as, e.g., a graphics work station.

Figure 9 illustrates yet another configuration. This configuration contains one-half of the processing power of
20 the configuration illustrated in **Figure 8**. Instead of two PUs, one PE **902** is provided, and instead of two VSs, one VS **904** is provided. I/O **906** has one-half the bandwidth of the I/O illustrated in **Figure 8**. Such a processor also may function, however, as a graphics work station.

25 A final configuration is shown in **Figure 10**. This processor consists of only a single VS **1002** and an I/O **1004**. This configuration may function as, e.g., a PDA.

Figure 11A illustrates the integration of optical interfaces into a chip package of a processor of network
30 **104**. These optical interfaces convert optical signals to

electrical signals and electrical signals to optical signals and can be constructed from a variety of materials including, e.g., gallium arsinide, aluminum gallium arsinide, germanium and other elements or compounds. As
5 shown in this figure, optical interfaces **1104** and **1106** are fabricated on the chip package of BE **1102**. BE bus **1108** provides communication among the PUs of BE **1102**, namely, PE **1110**, PE **1112**, PE **1114**, PE **1116**, and these optical
10 interfaces. Optical interface **1104** includes two ports, namely, port **1118** and port **1120**, and optical interface **1106** also includes two ports, namely, port **1122** and port **1124**. Ports **1118**, **1120**, **1122** and **1124** are connected to, respectively, optical wave guides **1126**, **1128**, **1130** and
15 **1132**. Optical signals are transmitted to and from BE **1102** through these optical wave guides via the ports of optical interfaces **1104** and **1106**.

plurality of BEs can be connected together in various configurations using such optical wave guides and the four optical ports of each BE. For example, as shown in **Figure**
20 **11B**, two or more BEs, e.g., BE **1152**, BE **1154** and BE **1156**, can be connected serially through such optical ports. In this example, optical interface **1166** of BE **1152** is connected through its optical ports to the optical ports of optical interface **1160** of BE **1154**. In a similar manner, the
25 optical ports of optical interface **1162** on BE **1154** are connected to the optical ports of optical interface **1164** of BE **1156**.

A matrix configuration is illustrated in **Figure 11C**. In this configuration, the optical interface of each BE is
30 connected to two other BEs. As shown in this figure, one of the optical ports of optical interface **1188** of BE **1172** is

connected to an optical port of optical interface **1182** of BE **1176**. The other optical port of optical interface **1188** is connected to an optical port of optical interface **1184** of BE **1178**. In a similar manner, one optical port of
5 optical interface **1190** of BE **1174** is connected to the other optical port of optical interface **1184** of BE **1178**. The other optical port of optical interface **1190** is connected to an optical port of optical interface **1186** of BE **1180**. This matrix configuration can be extended in a similar
10 manner to other BEs.

Using either a serial configuration or a matrix configuration, a processor for network **104** can be constructed of any desired size and power. Of course, additional ports can be added to the optical interfaces of
15 the BEs, or to processors having a greater or lesser number of PUs than a BE, to form other configurations.

Figure 12A illustrates the control system and structure for the DRAM of a BE. A similar control system and structure is employed in processors having other sizes and containing more or less PUs. As shown in this figure, a
20 cross-bar switch connects each DMAC **1210** of the four PUs comprising BE **1201** to eight bank controls **1206**. Each bank control **1206** controls eight banks **1208** (only four are shown in the figure) of DRAM **1204**. DRAM **1204**, therefore,
25 comprises a total of sixty-four banks. In a preferred embodiment, DRAM **1204** has a capacity of 64 megabytes, and each bank has a capacity of 1 megabyte. The smallest addressable unit within each bank, in this preferred embodiment, is a block of 1024 bits.

30 BE **1201** also includes switch unit **1212**. Switch unit **1212** enables other SPUs on BEs closely coupled to BE **1201**

to access DRAM **1204**. A second BE, therefore, can be closely coupled to a first BE, and each SPU of each BE can address twice the number of memory locations normally accessible to an SPU. The direct reading or writing of data from or to the DRAM of a first BE from or to the DRAM of a second BE can occur through a switch unit such as switch unit **1212**.

For example, as shown in **Figure 12B**, to accomplish such writing, the SPU of a first BE, e.g., SPU **1220** of BE **1222**, issues a write command to a memory location of a DRAM of a second BE, e.g., DRAM **1228** of BE **1226** (rather than, as in the usual case, to DRAM **1224** of BE **1222**). DMAC **1230** of BE **1222** sends the write command through cross-bar switch **1221** to bank control **1234**, and bank control **1234** transmits the command to an external port **1232** connected to bank control **1234**. DMAC **1238** of BE **1226** receives the write command and transfers this command to switch unit **1240** of BE **1226**. Switch unit **1240** identifies the DRAM address contained in the write command and sends the data for storage in this address through bank control **1242** of BE **1226** to bank **1244** of DRAM **1228**. Switch unit **1240**, therefore, enables both DRAM **1224** and DRAM **1228** to function as a single memory space for the SPUs of BE **1226**.

Figure 13 shows the configuration of the sixty-four banks of a DRAM. These banks are arranged into eight rows, namely, rows **1302**, **1304**, **1306**, **1308**, **1310**, **1312**, **1314** and **1316** and eight columns, namely, columns **1320**, **1322**, **1324**, **1326**, **1328**, **1330**, **1332** and **1334**. Each row is controlled by a bank controller. Each bank controller, therefore, controls eight megabytes of memory.

Figures. 14A and **14B** illustrate different configurations for storing and accessing the smallest

addressable memory unit of a DRAM, e.g., a block of 1024 bits. In **Figure 14A**, DMAC **1402** stores in a single bank **1404** eight 1024 bit blocks **1406**. In **Figure 14B**, on the other hand, while DMAC **1412** reads and writes blocks of data
5 containing 1024 bits, these blocks are interleaved between two banks, namely, bank **1414** and bank **1416**. Each of these banks, therefore, contains sixteen blocks of data, and each block of data contains 512 bits. This interleaving can facilitate faster accessing of the DRAM and is useful in
10 the processing of certain applications.

Figure 15 illustrates the architecture for a DMAC **1504** within a PE. As illustrated in this figure, the structural hardware comprising DMAC **1506** is distributed throughout the PE such that each SPU **1502** has direct access to a
15 structural node **1504** of DMAC **1506**. Each node executes the logic appropriate for memory accesses by the SPU to which the node has direct access.

Figure 16 shows an alternative embodiment of the DMAC, namely, a non-distributed architecture. In this case, the
20 structural hardware of DMAC **1606** is centralized. SPUs **1602** and PU **1604** communicate with DMAC **1606** via local PE bus **1607**. DMAC **1606** is connected through a cross-bar switch to a bus **1608**. Bus **1608** is connected to DRAM **1610**.

As discussed above, all of the multiple SPUs of a PU
25 can independently access data in the shared DRAM. As a result, a first SPU could be operating upon particular data in its local storage at a time during which a second SPU requests these data. If the data were provided to the second SPU at that time from the shared DRAM, the data
30 could be invalid because of the first SPU's ongoing processing which could change the data's value. If the

second processor received the data from the shared DRAM at that time, therefore, the second processor could generate an erroneous result. For example, the data could be a specific value for a global variable. If the first
5 processor changed that value during its processing, the second processor would receive an outdated value. A scheme is necessary, therefore, to synchronize the SPUs' reading and writing of data from and to memory locations within the shared DRAM. This scheme must prevent the reading of data
10 from a memory location upon which another SPU currently is operating in its local storage and, therefore, which are not current, and the writing of data into a memory location storing current data.

To overcome these problems, for each addressable
15 memory location of the DRAM, an additional segment of memory is allocated in the DRAM for storing status information relating to the data stored in the memory location. This status information includes a full/empty (F/E) bit, the identification of an SPU (SPU ID) requesting
20 data from the memory location and the address of the SPU's local storage (LS address) to which the requested data should be read. An addressable memory location of the DRAM can be of any size. In a preferred embodiment, this size is 1024 bits.

25 The setting of the F/E bit to 1 indicates that the data stored in the associated memory location are current. The setting of the F/E bit to 0, on the other hand, indicates that the data stored in the associated memory location are not current. If an SPU requests the data when
30 this bit is set to 0, the SPU is prevented from immediately reading the data. In this case, an SPU ID identifying the

SPU requesting the data, and an LS address identifying the memory location within the local storage of this SPU to which the data are to be read when the data become current, are entered into the additional memory segment.

5 An additional memory segment also is allocated for each memory location within the local storage of the SPUs. This additional memory segment stores one bit, designated the "busy bit." The busy bit is used to reserve the associated LS memory location for the storage of specific
10 data to be retrieved from the DRAM. If the busy bit is set to **1** for a particular memory location in local storage, the SPU can use this memory location only for the writing of these specific data. On the other hand, if the busy bit is set to **0** for a particular memory location in local storage,
15 the SPU can use this memory location for the writing of any data.

 Examples of the manner in which the F/E bit, the SPU ID, the LS address and the busy bit are used to synchronize the reading and writing of data from and to the shared DRAM
20 of a PU are illustrated in **Figures. 17-31.**

 As shown in **Figure 17**, one or more PUs, e.g., PE **1720**, interact with DRAM **1702**. PE **1720** includes SPU **1722** and SPU **1740**. SPU **1722** includes control logic **1724**, and SPU **1740** includes control logic **1742**. SPU **1722** also includes local
25 storage **1726**. This local storage includes a plurality of addressable memory locations **1728**. SPU **1740** includes local storage **1744**, and this local storage also includes a plurality of addressable memory locations **1746**. All of these addressable memory locations preferably are 1024 bits
30 in size.

An additional segment of memory is associated with each LS addressable memory location. For example, memory segments **1729** and **1734** are associated with, respectively, local memory locations **1731** and **1732**, and memory segment
5 **1752** is associated with local memory location **1750**. A "busy bit," as discussed above, is stored in each of these additional memory segments. Local memory location **1732** is shown with several Xs to indicate that this location contains data.

10 DRAM **1702** contains a plurality of addressable memory locations **1704**, including memory locations **1706** and **1708**. These memory locations preferably also are 1024 bits in size. An additional segment of memory also is associated with each of these memory locations. For example,
15 additional memory segment **1760** is associated with memory location **1706**, and additional memory segment **1762** is associated with memory location **1708**. Status information relating to the data stored in each memory location is stored in the memory segment associated with the memory
20 location. This status information includes, as discussed above, the F/E bit, the SPU ID and the LS address. For example, for memory location **1708**, this status information includes F/E bit **1712**, SPU ID **1714** and LS address **1716**.

25 Using the status information and the busy bit, the synchronized reading and writing of data from and to the shared DRAM among the SPUs of a PU, or a group of PUs, can be achieved.

Figure 18 illustrates the initiation of the synchronized writing of data from LS memory location **1732**
30 of SPU **1722** to memory location **1708** of DRAM **1702**. Control **1724** of SPU **1722** initiates the synchronized writing of

these data. Since memory location **1708** is empty, F/E bit **1712** is set to 0. As a result, the data in LS location **1732** can be written into memory location **1708**. If this bit were set to 1 to indicate that memory location **1708** is full and contains current, valid data, on the other hand, control **1722** would receive an error message and be prohibited from writing data into this memory location.

The result of the successful synchronized writing of the data into memory location **1708** is shown in **Figure 19**.

The written data are stored in memory location **1708**, and F/E bit **1712** is set to 1. This setting indicates that memory location **1708** is full and that the data in this memory location are current and valid.

Figure 20 illustrates the initiation of the synchronized reading of data from memory location **1708** of DRAM **1702** to LS memory location **1750** of local storage **1744**. To initiate this reading, the busy bit in memory segment **1752** of LS memory location **1750** is set to 1 to reserve this memory location for these data. The setting of this busy bit to 1 prevents SPU **1740** from storing other data in this memory location.

As shown in **Figure 21**, control logic **1742** next issues a synchronize read command for memory location **1708** of DRAM **1702**. Since F/E bit **1712** associated with this memory location is set to 1, the data stored in memory location **1708** are considered current and valid. As a result, in preparation for transferring the data from memory location **1708** to LS memory location **1750**, F/E bit **1712** is set to 0. This setting is shown in **Figure 22**. The setting of this bit to 0 indicates that, following the reading of these data, the data in memory location **1708** will be invalid.

As shown in **Figure 23**, the data within memory location **1708** next are read from memory location **1708** to LS memory location **1750**. **Figure 24** shows the final state. A copy of the data in memory location **1708** is stored in LS memory location **1750**. F/E bit **1712** is set to 0 to indicate that the data in memory location **1708** are invalid. This invalidity is the result of alterations to these data to be made by SPU **1740**. The busy bit in memory segment **1752** also is set to 0. This setting indicates that LS memory location **1750** now is available to SPU **1740** for any purpose, i.e., this LS memory location no longer is in a reserved state waiting for the receipt of specific data. LS memory location **1750**, therefore, now can be accessed by SPU **1740** for any purpose.

Figures. 25-31 illustrate the synchronized reading of data from a memory location of DRAM **1702**, e.g., memory location **1708**, to an LS memory location of an SPU's local storage, e.g., LS memory location **1752** of local storage **1744**, when the F/E bit for the memory location of DRAM **1702** is set to 0 to indicate that the data in this memory location are not current or valid. As shown in **Figure 25**, to initiate this transfer, the busy bit in memory segment **1752** of LS memory location **1750** is set to 1 to reserve this LS memory location for this transfer of data. As shown in **Figure 26**, control logic **1742** next issues a synchronize read command for memory location **1708** of DRAM **1702**. Since the F/E bit associated with this memory location, F/E bit **1712**, is set to 0, the data stored in memory location **1708** are invalid. As a result, a signal is transmitted to control logic **1742** to block the immediate reading of data from this memory location.

As shown in **Figure 27**, the SPU ID **1714** and LS address **1716** for this read command next are written into memory segment **1762**. In this case, the SPU ID for SPU **1740** and the LS memory location for LS memory location **1750** are written
5 into memory segment **1762**. When the data within memory location **1708** become current, therefore, this SPU ID and LS memory location are used for determining the location to which the current data are to be transmitted.

The data in memory location **1708** become valid and
10 current when an SPU writes data into this memory location. The synchronized writing of data into memory location **1708** from, e.g., memory location **1732** of SPU **1722**, is illustrated in **Figure 28**. This synchronized writing of these data is permitted because F/E bit **1712** for this
15 memory location is set to 0.

As shown in **Figure 29**, following this writing, the data in memory location **1708** become current and valid. SPU ID **1714** and LS address **1716** from memory segment **1762**, therefore, immediately are read from memory segment **1762**,
20 and this information then is deleted from this segment. F/E bit **1712** also is set to 0 in anticipation of the immediate reading of the data in memory location **1708**. As shown in **Figure 30**, upon reading SPU ID **1714** and LS address **1716**, this information immediately is used for reading the valid
25 data in memory location **1708** to LS memory location **1750** of SPU **1740**. The final state is shown in **Figure 31**. This figure shows the valid data from memory location **1708** copied to memory location **1750**, the busy bit in memory segment **1752** set to 0 and F/E bit **1712** in memory segment
30 **1762** set to 0. The setting of this busy bit to 0 enables LS memory location **1750** now to be accessed by SPU **1740** for any

purpose. The setting of this F/E bit to 0 indicates that the data in memory location **1708** no longer are current and valid.

Figure 32 summarizes the operations described above and the various states of a memory location of the DRAM based upon the states of the F/E bit, the SPU ID and the LS address stored in the memory segment corresponding to the memory location. The memory location can have three states. These three states are an empty state **3280** in which the F/E bit is set to 0 and no information is provided for the SPU ID or the LS address, a full state **3282** in which the F/E bit is set to 1 and no information is provided for the SPU ID or LS address and a blocking state **3284** in which the F/E bit is set to 0 and information is provided for the SPU ID and LS address.

As shown in this figure, in empty state **3280**, a synchronized writing operation is permitted and results in a transition to full state **3282**. A synchronized reading operation, however, results in a transition to the blocking state **3284** because the data in the memory location, when the memory location is in the empty state, are not current.

In full state **3282**, a synchronized reading operation is permitted and results in a transition to empty state **3280**. On the other hand, a synchronized writing operation in full state **3282** is prohibited to prevent overwriting of valid data. If such a writing operation is attempted in this state, no state change occurs and an error message is transmitted to the SPU's corresponding control logic.

In blocking state **3284**, the synchronized writing of data into the memory location is permitted and results in a

transition to empty state **3280**. On the other hand, a
synchronized reading operation in blocking state **3284** is
prohibited to prevent a conflict with the earlier
synchronized reading operation which resulted in this
5 state. If a synchronized reading operation is attempted in
blocking state **3284**, no state change occurs and an error
message is transmitted to the SPU's corresponding control
logic.

The scheme described above for the synchronized
10 reading and writing of data from and to the shared DRAM
also can be used for eliminating the computational
resources normally dedicated by a processor for reading
data from, and writing data to, external devices. This
input/output (I/O) function could be performed by a PU.
15 However, using a modification of this synchronization
scheme, an SPU running an appropriate program can perform
this function. For example, using this scheme, a PU
receiving an interrupt request for the transmission of data
from an I/O interface initiated by an external device can
20 delegate the handling of this request to this SPU. The SPU
then issues a synchronize write command to the I/O
interface. This interface in turn signals the external
device that data now can be written into the DRAM. The SPU
next issues a synchronize read command to the DRAM to set
25 the DRAM's relevant memory space into a blocking state. The
SPU also sets to **1** the busy bits for the memory locations
of the SPU's local storage needed to receive the data. In
the blocking state, the additional memory segments
associated with the DRAM's relevant memory space contain
30 the SPU's ID and the address of the relevant memory
locations of the SPU's local storage. The external device

next issues a synchronize write command to write the data directly to the DRAM's relevant memory space. Since this memory space is in the blocking state, the data are immediately read out of this space into the memory

5 locations of the SPU's local storage identified in the additional memory segments. The busy bits for these memory locations then are set to 0. When the external device completes writing of the data, the SPU issues a signal to the PU that the transmission is complete.

10 Using this scheme, therefore, data transfers from external devices can be processed with minimal computational load on the PU. The SPU delegated this function, however, should be able to issue an interrupt request to the PU, and the external device should have
15 direct access to the DRAM.

The DRAM of each PU includes a plurality of "sandboxes." A sandbox defines an area of the shared DRAM beyond which a particular SPU, or set of SPUs, cannot read or write data. These sandboxes provide security against the
20 corruption of data being processed by one SPU by data being processed by another SPU. These sandboxes also permit the downloading of software cells from network **104** into a particular sandbox without the possibility of the software cell corrupting data throughout the DRAM. In the present
25 invention, the sandboxes are implemented in the hardware of the DRAMs and DMACs. By implementing these sandboxes in this hardware rather than in software, advantages in speed and security are obtained.

The PU of a PU controls the sandboxes assigned to the
30 SPUs. Since the PU normally operates only trusted programs, such as an operating system, this scheme does not

jeopardize security. In accordance with this scheme, the PU builds and maintains a key control table. This key control table is illustrated in **Figure 33**. As shown in this figure, each entry in key control table **3302** contains an

5 identification (ID) **3304** for an SPU, an SPU key **3306** for that SPU and a key mask **3308**. The use of this key mask is explained below. Key control table **3302** preferably is stored in a relatively fast memory, such as a static random access memory (SRAM), and is associated with the DMAC. The
10 entries in key control table **3302** are controlled by the PU. When an SPU requests the writing of data to, or the reading of data from, a particular storage location of the DRAM, the DMAC evaluates the SPU key **3306** assigned to that SPU in key control table **3302** against a memory access key
15 associated with that storage location.

As shown in **Figure 34**, a dedicated memory segment **3410** is assigned to each addressable storage location **3406** of a DRAM **3402**. A memory access key **3412** for the storage location is stored in this dedicated memory segment. As
20 discussed above, a further additional dedicated memory segment **3408**, also associated with each addressable storage location **3406**, stores synchronization information for writing data to, and reading data from, the storage-location.

25 In operation, an SPU issues a DMA command to the DMAC. This command includes the address of a storage location **3406** of DRAM **3402**. Before executing this command, the DMAC looks up the requesting SPU's key **3306** in key control table **3302** using the SPU's ID **3304**. The DMAC then compares the
30 SPU key **3306** of the requesting SPU to the memory access key **3412** stored in the dedicated memory segment **3410** associated

with the storage location of the DRAM to which the SPU seeks access. If the two keys do not match, the DMA command is not executed. On the other hand, if the two keys match, the DMA command proceeds and the requested memory access is executed.

An alternative embodiment is illustrated in **Figure 35**. In this embodiment, the PU also maintains a memory access control table **3502**. Memory access control table **3502** contains an entry for each sandbox within the DRAM. In the particular example of **Figure 35**, the DRAM contains 64 sandboxes. Each entry in memory access control table **3502** contains an identification (ID) **3504** for a sandbox, a base memory address **3506**, a sandbox size **3508**, a memory access key **3510** and an access key mask **3512**. Base memory address **3506** provides the address in the DRAM which starts a particular memory sandbox. Sandbox size **3508** provides the size of the sandbox and, therefore, the endpoint of the particular sandbox.

Figure 36 is a flow diagram of the steps for executing a DMA command using key control table **3302** and memory access control table **3502**. In step **3602**, an SPU issues a DMA command to the DMAC for access to a particular memory location or locations within a sandbox. This command includes a sandbox ID **3504** identifying the particular sandbox for which access is requested. In step **3604**, the DMAC looks up the requesting SPU's key **3306** in key control table **3302** using the SPU's ID **3304**. In step **3606**, the DMAC uses the sandbox ID **3504** in the command to look up in memory access control table **3502** the memory access key **3510** associated with that sandbox. In step **3608**, the DMAC compares the SPU key **3306** assigned to the requesting SPU to

the access key **3510** associated with the sandbox. In step **3610**, a determination is made of whether the two keys match. If the two keys do not match, the process moves to step **3612** where the DMA command does not proceed and an error message is sent to either the requesting SPU, the PU or both. On the other hand, if at step **3610** the two keys are found to match, the process proceeds to step **3614** where the DMAC executes the DMA command.

The key masks for the SPU keys and the memory access keys provide greater flexibility to this system. A key mask for a key converts a masked bit into a wildcard. For example, if the key mask **3308** associated with an SPU key **3306** has its last two bits set to "mask," designated by, e.g., setting these bits in key mask **3308** to 1, the SPU key can be either a 1 or a 0 and still match the memory access key. For example, the SPU key might be 1010. This SPU key normally allows access only to a sandbox having an access key of 1010. If the SPU key mask for this SPU key is set to 0001, however, then this SPU key can be used to gain access to sandboxes having an access key of either 1010 or 1011. Similarly, an access key 1010 with a mask set to 0001 can be accessed by an SPU with an SPU key of either 1010 or 1011. Since both the SPU key mask and the memory key mask can be used simultaneously, numerous variations of accessibility by the SPUs to the sandboxes can be established.

The present invention also provides a new programming model for the processors of system **101**. This programming model employs software cells **102**. These cells can be transmitted to any processor on network **104** for processing. This new programming model also utilizes the unique modular

architecture of system **101** and the processors of system **101**.

Software cells are processed directly by the SPUs from the SPU's local storage. The SPUs do not directly operate
5 on any data or programs in the DRAM. Data and programs in the DRAM are read into the SPU's local storage before the SPU processes these data and programs. The SPU's local storage, therefore, includes a program counter, stack and other software elements for executing these programs. The
10 PU controls the SPUs by issuing direct memory access (DMA) commands to the DMAC.

The structure of software cells **102** is illustrated in **Figure 37**. As shown in this figure, a software cell, e.g., software cell **3702**, contains routing information section
15 **3704** and body **3706**. The information contained in routing information section **3704** is dependent upon the protocol of network **104**. Routing information section **3704** contains header **3708**, destination ID **3710**, source ID **3712** and reply ID **3714**. The destination ID includes a network address.
20 Under the TCP/IP protocol, e.g., the network address is an Internet protocol (IP) address. Destination ID **3710** further includes the identity of the PU and SPU to which the cell should be transmitted for processing. Source ID **3712** contains a network address and identifies the PU and SPU
25 from which the cell originated to enable the destination PU and SPU to obtain additional information regarding the cell if necessary. Reply ID **3714** contains a network address and identifies the PU and SPU to which queries regarding the cell, and the result of processing of the cell, should be
30 directed.

Cell body **3706** contains information independent of the network's protocol. The exploded portion of **Figure 37** shows the details of cell body **3706**. Header **3720** of cell body **3706** identifies the start of the cell body. Cell interface
5 **3722** contains information necessary for the cell's utilization. This information includes global unique ID **3724**, required SPUs **3726**, sandbox size **3728** and previous cell ID **3730**.

Global unique ID **3724** uniquely identifies software
10 cell **3702** throughout network **104**. Global unique ID **3724** is generated on the basis of source ID **3712**, e.g. the unique identification of a PU or SPU within source ID **3712**, and the time and date of generation or transmission of software cell **3702**. Required SPUs **3726** provides the minimum number
15 of SPUs required to execute the cell. Sandbox size **3728** provides the amount of protected memory in the required SPUs' associated DRAM necessary to execute the cell. Previous cell ID **3730** provides the identity of a previous cell in a group of cells requiring sequential execution,
20 e.g., streaming data.

Implementation section **3732** contains the cell's core information. This information includes DMA command list **3734**, programs **3736** and data **3738**. Programs **3736** contain the programs to be run by the SPUs (called "spulets"),
25 e.g., SPU programs **3760** and **3762**, and data **3738** contain the data to be processed with these programs. DMA command list **3734** contains a series of DMA commands needed to start the programs. These DMA commands include DMA commands **3740**, **3750**, **3755** and **3758**. The PU issues these DMA commands to
30 the DMAC.

DMA command **3740** includes VID **3742**. VID **3742** is the virtual ID of an SPU which is mapped to a physical ID when the DMA commands are issued. DMA command **3740** also includes load command **3744** and address **3746**. Load command **3744**

5 directs the SPU to read particular information from the DRAM into local storage. Address **3746** provides the virtual address in the DRAM containing this information. The information can be, e.g., programs from programs section **3736**, data from data section **3738** or other data. Finally,
10 DMA command **3740** includes local storage address **3748**. This address identifies the address in local storage where the information should be loaded. DMA commands **3750** contain similar information. Other DMA commands are also possible.

DMA command list **3734** also includes a series of kick
15 commands, e.g., kick commands **3755** and **3758**. Kick commands are commands issued by a PU to an SPU to initiate the processing of a cell. DMA kick command **3755** includes virtual SPU ID **3752**, kick command **3754** and program counter **3756**. Virtual SPU ID **3752** identifies the SPU to be kicked,
20 kick command **3754** provides the relevant kick command and program counter **3756** provides the address for the program counter for executing the program. DMA kick command **3758** provides similar information for the same SPU or another SPU.

25 As noted, the PUs treat the SPUs as independent processors, not co-processors. To control processing by the SPUs, therefore, the PU uses commands analogous to remote procedure calls. These commands are designated "SPU Remote Procedure Calls" (SRPCs). A PU implements an SRPC by
30 issuing a series of DMA commands to the DMAC. The DMAC loads the SPU program and its associated stack frame into

the local storage of an SPU. The PU then issues an initial kick to the SPU to execute the SPU Program.

Figure 38 illustrates the steps of an SRPC for executing an spulet. The steps performed by the PU in initiating processing of the spulet by a designated SPU are shown in the first portion **3802** of **Figure 38**, and the steps performed by the designated SPU in processing the spulet are shown in the second portion **3804** of **Figure 38**.

In step **3810**, the PU evaluates the spulet and then designates an SPU for processing the spulet. In step **3812**, the PU allocates space in the DRAM for executing the spulet by issuing a DMA command to the DMAC to set memory access keys for the necessary sandbox or sandboxes. In step **3814**, the PU enables an interrupt request for the designated SPU to signal completion of the spulet. In step **3818**, the PU issues a DMA command to the DMAC to load the spulet from the DRAM to the local storage of the SPU. In step **3820**, the DMA command is executed, and the spulet is read from the DRAM to the SPU's local storage. In step **3822**, the PU issues a DMA command to the DMAC to load the stack frame associated with the spulet from the DRAM to the SPU's local storage. In step **3823**, the DMA command is executed, and the stack frame is read from the DRAM to the SPU's local storage. In step **3824**, the PU issues a DMA command for the DMAC to assign a key to the SPU to allow the SPU to read and write data from and to the hardware sandbox or sandboxes designated in step **3812**. In step **3826**, the DMAC updates the key control table (KTAB) with the key assigned to the SPU. In step **3828**, the PU issues a DMA command "kick" to the SPU to start processing of the program. Other

DMA commands may be issued by the PU in the execution of a particular SRPC depending upon the particular spulet.

As indicated above, second portion **3804** of **Figur 38** illustrates the steps performed by the SPU in executing the spulet. In step **3830**, the SPU begins to execute the spulet in response to the kick command issued at step **3828**. In step **3832**, the SPU, at the direction of the spulet, evaluates the spulet's associated stack frame. In step **3834**, the SPU issues multiple DMA commands to the DMAC to load data designated as needed by the stack frame from the DRAM to the SPU's local storage. In step **3836**, these DMA commands are executed, and the data are read from the DRAM to the SPU's local storage. In step **3838**, the SPU executes the spulet and generates a result. In step **3840**, the SPU issues a DMA command to the DMAC to store the result in the DRAM. In step **3842**, the DMA command is executed and the result of the spulet is written from the SPU's local storage to the DRAM. In step **3844**, the SPU issues an interrupt request to the PU to signal that the SRPC has been completed.

The ability of SPUs to perform tasks independently under the direction of a PU enables a PU to dedicate a group of SPUs, and the memory resources associated with a group of SPUs, to performing extended tasks. For example, a PU can dedicate one or more SPUs, and a group of memory sandboxes associated with these one or more SPUs, to receiving data transmitted over network **104** over an extended period and to directing the data received during this period to one or more other SPUs and their associated memory sandboxes for further processing. This ability is particularly advantageous to processing streaming data

transmitted over network **104**, e.g., streaming MPEG or streaming ATRAC audio or video data. A PU can dedicate one or more SPUs and their associated memory sandboxes to receiving these data and one or more other SPUs and their associated memory sandboxes to decompressing and further processing these data. In other words, the PU can establish a dedicated pipeline relationship among a group of SPUs and their associated memory sandboxes for processing such data.

In order for such processing to be performed efficiently, however, the pipeline's dedicated SPUs and memory sandboxes should remain dedicated to the pipeline during periods in which processing of spulets comprising the data stream does not occur. In other words, the dedicated SPUs and their associated sandboxes should be placed in a reserved state during these periods. The reservation of an SPU and its associated memory sandbox or sandboxes upon completion of processing of an spulet is called a "resident termination." A resident termination occurs in response to an instruction from a PU.

Figures. 39, 40A and 40B illustrate the establishment of a dedicated pipeline structure comprising a group of SPUs and their associated sandboxes for the processing of streaming data, e.g., streaming MPEG data. As shown in **Figure 39**, the components of this pipeline structure include PE **3902** and DRAM **3918**. PE **3902** includes PU **3904**, DMAC **3906** and a plurality of SPUs, including SPU **3908**, SPU **3910** and SPU **3912**. Communications among PU **3904**, DMAC **3906** and these SPUs occur through PE bus **3914**. Wide bandwidth bus **3916** connects DMAC **3906** to DRAM **3918**. DRAM **3918** includes a plurality of sandboxes, e.g., sandbox **3920**, sandbox **3922**, sandbox **3924** and sandbox **3926**.

Figure 40A illustrates the steps for establishing the dedicated pipeline. In step **4010**, PU **3904** assigns SPU **3908** to process a network spulet. A network spulet comprises a program for processing the network protocol of network **104**.

- 5 In this case, this protocol is the Transmission Control Protocol/Internet Protocol (TCP/IP). TCP/IP data packets conforming to this protocol are transmitted over network **104**. Upon receipt, SPU **3908** processes these packets and assembles the data in the packets into software cells **102**.
- 10 In step **4012**, PU **3904** instructs SPU **3908** to perform resident terminations upon the completion of the processing of the network spulet. In step **4014**, PU **3904** assigns PUs **3910** and **3912** to process MPEG spulets. In step **4015**, PU **3904** instructs SPUs **3910** and **3912** also to perform resident
- 15 terminations upon the completion of the processing of the MPEG spulets. In step **4016**, PU **3904** designates sandbox **3920** as a source sandbox for access by SPU **3908** and SPU **3910**. In step **4018**, PU **3904** designates sandbox **3922** as a destination sandbox for access by SPU **3910**. In step **4020**, PU **3904**
- 20 designates sandbox **3924** as a source sandbox for access by SPU **3908** and SPU **3912**. In step **4022**, PU **3904** designates sandbox **3926** as a destination sandbox for access by SPU **3912**. In step **4024**, SPU **3910** and SPU **3912** send synchronize read commands to blocks of memory within, respectively,
- 25 source sandbox **3920** and source sandbox **3924** to set these blocks of memory into the blocking state. The process finally moves to step **4028** where establishment of the dedicated pipeline is complete and the resources dedicated to the pipeline are reserved. SPUs **3908**, **3910** and **3912** and
- 30 their associated sandboxes **3920**, **3922**, **3924** and **3926**, therefore, enter the reserved state.

Figure 40B illustrates the steps for processing streaming MPEG data by this dedicated pipeline. In step **4030**, SPU **3908**, which processes the network spulet, receives in its local storage TCP/IP data packets from network **104**. In step **4032**, SPU **3908** processes these TCP/IP data packets and assembles the data within these packets into software cells **102**. In step **4034**, SPU **3908** examines header **3720** (**Figure 37**) of the software cells to determine whether the cells contain MPEG data. If a cell does not contain MPEG data, then, in step **4036**, SPU **3908** transmits the cell to a general purpose sandbox designated within DRAM **3918** for processing other data by other SPUs not included within the dedicated pipeline. SPU **3908** also notifies PU **3904** of this transmission.

On the other hand, if a software cell contains MPEG data, then, in step **4038**, SPU **3908** examines previous cell ID **3730** (**Figure 37**) of the cell to identify the MPEG data stream to which the cell belongs. In step **4040**, SPU **3908** chooses an SPU of the dedicated pipeline for processing of the cell. In this case, SPU **3908** chooses SPU **3910** to process these data. This choice is based upon previous cell ID **3730** and load balancing factors. For example, if previous cell ID **3730** indicates that the previous software cell of the MPEG data stream to which the software cell belongs was sent to SPU **3910** for processing, then the present software cell normally also will be sent to SPU **3910** for processing. In step **4042**, SPU **3908** issues a synchronize write command to write the MPEG data to sandbox **3920**. Since this sandbox previously was set to the blocking state, the MPEG data, in step **4044**, automatically is read from sandbox **3920** to the local storage of SPU **3910**. In step

4046, SPU 3910 processes the MPEG data in its local storage to generate video data. In step 4048, SPU 3910 writes the video data to sandbox 3922. In step 4050, SPU 3910 issues a synchronize read command to sandbox 3920 to prepare this
5 sandbox to receive additional MPEG data. In step 4052, SPU 3910 processes a resident termination. This processing causes this SPU to enter the reserved state during which the SPU waits to process additional MPEG data in the MPEG data stream.

10 Other dedicated structures can be established among a group of SPUs and their associated sandboxes for processing other types of data. For example, as shown in **Figure 41**, a dedicated group of SPUs, e.g., SPUs 4102, 4108 and 4114, can be established for performing geometric transformations
15 upon three dimensional objects to generate two dimensional display lists. These two dimensional display lists can be further processed (rendered) by other SPUs to generate pixel data. To perform this processing, sandboxes are dedicated to SPUs 4102, 4108 and 4114 for storing the three
20 dimensional objects and the display lists resulting from the processing of these objects. For example, source sandboxes 4104, 4110 and 4116 are dedicated to storing the three dimensional objects processed by, respectively, SPU 4102, SPU 4108 and SPU 4114. In a similar manner,
25 destination sandboxes 4106, 4112 and 4118 are dedicated to storing the display lists resulting from the processing of these three dimensional objects by, respectively, SPU 4102, SPU 4108 and SPU 4114.

Coordinating SPU 4120 is dedicated to receiving in its
30 local storage the display lists from destination sandboxes 4106, 4112 and 4118. SPU 4120 arbitrates among these

display lists and sends them to other SPUs for the rendering of pixel data.

The processors of system **101** also employ an absolute timer. The absolute timer provides a clock signal to the SPUs and other elements of a PU which is both independent of, and faster than, the clock signal driving these elements. The use of this absolute timer is illustrated in **Figure 42**.

As shown in this figure, the absolute timer establishes a time budget for the performance of tasks by the SPUs. This time budget provides a time for completing these tasks which is longer than that necessary for the SPUs' processing of the tasks. As a result, for each task, there is, within the time budget, a busy period and a standby period. All spulets are written for processing on the basis of this time budget regardless of the SPUs' actual processing time or speed.

For example, for a particular SPU of a PU, a particular task may be performed during busy period **4202** of time budget **4204**. Since busy period **4202** is less than time budget **4204**, a standby period **4206** occurs during the time budget. During this standby period, the SPU goes into a sleep mode during which less power is consumed by the SPU.

The results of processing a task are not expected by other SPUs, or other elements of a PU, until a time budget **4204** expires. Using the time budget established by the absolute timer, therefore, the results of the SPUs' processing always are coordinated regardless of the SPUs' actual processing speeds.

In the future, the speed of processing by the SPUs will become faster. The time budget established by the absolute timer, however, will remain the same. For example, as shown in **Figure 42**, an SPU in the future will execute a task in a shorter period and, therefore, will have a longer standby period. Busy period **4208**, therefore, is shorter than busy period **4202**, and standby period **4210** is longer than standby period **4206**. However, since programs are written for processing on the basis of the same time budget established by the absolute timer, coordination of the results of processing among the SPUs is maintained. As a result, faster SPUs can process programs written for slower SPUs without causing conflicts in the times at which the results of this processing are expected.

In lieu of an absolute timer to establish coordination among the SPUs, the PU, or one or more designated SPUs, can analyze the particular instructions or microcode being executed by an SPU in processing an spulet for problems in the coordination of the SPUs' parallel processing created by enhanced or different operating speeds. "No operation" ("NOOP") instructions can be inserted into the instructions and executed by some of the SPUs to maintain the proper sequential completion of processing by the SPUs expected by the spulet. By inserting these NOOPs into the instructions, the correct timing for the SPUs' execution of all instructions can be maintained.

Figure 43 is a diagram showing a processor element architecture which includes a plurality of heterogeneous processors. The heterogeneous processors share a common memory and a common bus. Processor element architecture (PEA) **4300** sends and receives information to/from external

devices through input output **4370**, and distributes the information to control plane **4310** and data plane **4340** using processor element bus **4360**. Control plane **4310** manages PEA **4300** and distributes work to data plane **4340**.

5 Control plane **4310** includes processing unit **4320** which runs operating system (OS) **4325**. For example, processing unit **4320** may be a Power PC core that is embedded in PEA **4300** and OS **4325** may be a Linux operating system. Processing unit **4320** manages a common memory map table for
10 PEA **4300**. The memory map table corresponds to memory locations included in PEA **4300**, such as L2 memory **4330** as well as non-private memory included in data plane **4340** (see **Figure 44A**, **44B**, and corresponding text for further details regarding memory mapping).

15 Data plane **4340** includes Synergistic Processing Complex's (SPC) **4345**, **4350**, and **4355**. Each SPC is used to process data information and each SPC may have different instruction sets. For example, PEA **4300** may be used in a wireless communications system and each SPC may be
20 responsible for separate processing tasks, such as modulation, chip rate processing, encoding, and network interfacing. In another example, each SPC may have identical instruction sets and may be used in parallel to perform operations benefiting from parallel processes.
25 Each SPC includes a synergistic processing unit (SPU) which is a processing core, such as a digital signal processor, a microcontroller, a microprocessor, or a combination of these cores.

SPC **4345**, **4350**, and **4355** are connected to processor
30 element bus **4360** which passes information between control

plane **4310**, data plane **4340**, and input/output **4370**. Bus **4360** is an on-chip coherent multi-processor bus that passes information between I/O **4370**, control plane **4310**, and data plane **4340**. Input/output **4370** includes flexible input-
5 output logic which dynamically assigns interface pins to input output controllers based upon peripheral devices that are connected to PEA **4300**. For example, PEA **4300** may be connected to two peripheral devices, such as peripheral A and peripheral B, whereby each peripheral connects to a
10 particular number of input and output pins on PEA **4300**. In this example, the flexible input-output logic is configured to route PEA **4300**'s external input and output pins that are connected to peripheral A to a first input output controller (i.e. IOC A) and route PEA **4300**'s external input
15 and output pins that are connected to peripheral B to a second input output controller (i.e. IOC B) (see **Figures 47A, 47B, 48, 49, 50**, and corresponding text for further details regarding dynamic pin assignments).

Figure 44A is a diagram showing a device that uses a
20 common memory map to share memory between heterogeneous processors. Device **4400** includes processing unit **4430** which executes an operating system for device **4400**. Processing unit **4430** is similar to processing unit **4320** shown in **Figure 43**. Processing unit **4430** uses system
25 memory map **4420** to allocate memory space throughout device **4400**. For example, processing unit **4430** uses system memory map **4420** to identify and allocate memory areas when processing unit **4430** receives a memory request. Processing unit **4430** access L2 memory **4425** for retrieving application
30 and data information. L2 memory **4425** is similar to L2 memory **4330** shown in **Figure 43**.

System memory map **4420** separates memory mapping areas into regions which are regions **4435**, **4445**, **4450**, **4455**, and **4460**. Region **4435** is a mapping region for external system memory which may be controlled by a separate input output
5 device. Region **4445** is a mapping region for non-private storage locations corresponding to one or more synergistic processing complexes, such as SPC **4402**. SPC **4402** is similar to the SPC's shown in **Figure 43**, such as SPC A **4345**. SPC **4402** includes local memory, such as local store
10 **4410**, whereby portions of the local memory may be allocated to the overall system memory for other processors to access. For example, 1 MB of local store **4410** may be allocated to non-private storage whereby it becomes accessible by other heterogeneous processors. In this
15 example, local storage aliases **4445** manages the 1 MB of nonprivate storage located in local store **4410**.

Region **4450** is a mapping region for translation lookaside buffer's (TLB's) and memory flow control (MFC registers. A translation lookaside buffer includes cross-
20 references between virtual address and real addresses of recently referenced pages of memory. The memory flow control provides interface functions between the processor and the bus such as DMA control and synchronization.

Region **4455** is a mapping region for the operating
25 system and is pinned system memory with bandwidth and latency guarantees. Region **4460** is a mapping region for input output devices that are external to device **4400** and are defined by system and input output architectures.

Synergistic processing complex (SPC) **4402** includes
30 synergistic processing unit (SPU) **4405**, local store **4410**,

and memory management unit (MMU) **4415**. Processing unit **4430** manages SPU **4405** and processes data in response to processing unit **4430**'s direction. For example SPU **4405** may be a digital signaling processing core, a microprocessor core, a micro controller core, or a combination of these cores. Local store **4410** is a storage area that SPU **4405** configures for a private storage area and a non-private storage area. For example, if SPU **4405** requires a substantial amount of local memory, SPU **4405** may allocate 100% of local store **4410** to private memory. In another example, if SPU **4405** requires a minimal amount of local memory, SPU **4405** may allocate 10% of local store **4410** to private memory and allocate the remaining 90% of local store **4410** to non-private memory (see **Figure 44B** and corresponding text for further details regarding local store configuration).

The portions of local store **4410** that are allocated to non-private memory are managed by system memory map **4420** in region **4445**. These non-private memory regions may be accessed by other SPU's or by processing unit **4430**. MMU **4415** includes a direct memory access (DMA) function and passes information from local store **4410** to other memory locations within device **4400**.

Figure 44B is a diagram showing a local storage area divided into private memory and non-private memory. During system boot, synergistic processing unit (SPU) **4460** partitions local store **4470** into two regions which are private store **4475** and non-private store **4480**. SPU **4460** is similar to SPU **4405** and local store **4470** is similar to local store **4410** that are shown in **Figure 44A**. Private

store **4475** is accessible by SPU **4460** whereas non-private store **4480** is accessible by SPU **4460** as well as other processing units within a particular device. SPU **4460** uses private store **4475** for fast access to data. For example, SPU **4460** may be responsible for complex computations that require SPU **4460** to quickly access extensive amounts of data that is stored in memory. In this example, SPU **4460** may allocate 100% of local store **4470** to private store **4475** in order to ensure that SPU **4460** has enough local memory to access. In another example, SPU **4460** may not require a large amount of local memory and therefore, may allocate 10% of local store **4470** to private store **4475** and allocate the remaining 90% of local store **4470** to non-private store **4480**.

A system memory mapping region, such as local storage aliases **4490**, manages portions of local store **4470** that are allocated to non-private storage. Local storage aliases **4490** is similar to local storage aliases **4445** that is shown in **Figure 44A**. Local storage aliases **4490** manages non-private storage for each SPU and allows other SPU's to access the non-private storage as well as a device's control processing unit.

Figure 45 is a flowchart showing steps taken in configuring local memory located in a synergistic processing complex (SPC). An SPC includes a synergistic processing unit (SPU) and local memory. The SPU partitions the local memory into a private storage region and a nonprivate storage region. The private storage region is accessible by the corresponding SPU whereas the non-private storage region is accessible by other SPU's and the

device's central processing unit. The non-private storage region is managed by the device's system memory map in which the device's central processing unit controls.

SPU processing commences at **4500**, whereupon processing
5 selects a first SPC at step **4510**. Processing receives a private storage region size from processing unit **4530** at step **4520**. Processing unit **4530** is a main processor that runs an operating system which manages private and non-private memory allocation. Processing unit **4530** is similar
10 to processing units **4320** and **4430** shown in **Figures 43** and **44**, respectively. Processing partitions local store **4550** into private and non-private regions at step **4540**. Once the local storage area is configured, processing informs processing unit **4530** to configure memory map **4565** to manage
15 local store **4550**'s non-private storage region (step **4560**). Memory map **4565** is similar to memory map **4420** that is shown in **Figure 44A** and includes local storage aliases which manage each SPC's allocated non-private storage area (see **Figures 44A, 44B, 45**, and corresponding text for further
20 details regarding local storage aliases).

A determination is made as to whether the device includes more SPC's to configure (decision **4570**). For example, the device may include five SPC's, each of which is responsible for different tasks and each of which
25 require different sizes of corresponding private storage. If the device has more SPC's to configure, decision **4570** branches to "Yes" branch **4572** whereupon processing selects (step **4580**) and processes the next SPC's memory configuration. This looping continues until the device is
30 finished processing each SPC, at which point decision **4570**

branches to "No" branch **4578** whereupon processing ends at **4590**.

Figure 46A is a diagram showing a central device with predefined interfaces, such as device Z **4600**, connected to
5 two peripheral devices, such as device A **4635** and device B **4650**. Device Z **4600** is designed such that its external interface pins are designated to connect to peripherals with particular interfaces. For example, device Z **4600** may be a microprocessor and device A **4635** may be an external
10 memory management device and device B **4650** may be a network interface device. In the example shown in **Figure 46A**, device Z **4600** provides three input pins and four output pins to the external memory management device and device Z **4600** provides two input pins and three output pins to the
15 network interface device.

Device Z **4600** includes input output controller (IOC) A **4605** and IOC B **4620**. Each IOC manages data exchange for a particular peripheral device through designated interfaces on device Z **4600**. Interfaces **4610** and **4615** are committed
20 to IOC A **4605** while interfaces **4625** and **4630** are committed to IOC B **4620**. In order to maximize device Z **4600**'s pin utilization, peripheral devices connected to device Z **4600** are required to have matching interfaces (e.g. device A **4635** and device B **4650**).

25 Device A **4635** includes interfaces **4640** and **4645**. Interface **4640** includes three output pins which match the three input pins included in device Z **4600**'s interface **4610**. In addition, interface **4645** includes four input pins which match the four output pins included in device Z
30 **4600**'s interface **4615**. When connected, device A **4635**

utilizes each pin included in device Z **4600**'s interfaces **4610** and **4615**.

Device B **4650** includes interfaces **4655** and **4660**. Interface **4655** includes two output pins which match the two
5 input pins included in device Z **4600**'s interface **4625**. In addition, interface **4660** includes three input pins which match the three output pins included in device Z **4600**'s interface **4630**. When connected, device B **4650** utilizes each pin included in device Z **4600**'s interfaces **4625** and
10 **4630**. A challenge found, however, is that device Z **4600**'s pin utilization is not maximized when peripheral devices are connected to device Z **4600** that do not conform to device Z **4600**'s pre-defined interfaces (see **Figure 46B** and corresponding text for further details regarding other
15 peripheral device connections).

Figure 46B is a diagram showing two peripheral devices connected to a central device with mis-matching input and output interfaces. Device Z **4600** includes pre-defined interfaces **4610** and **4615** which correspond to input output
20 controller (IOC) A **4605**. Device Z **4600** also includes interfaces **4625** and **4630** which correspond to IOC B **4620** (see **Figure 46A** and corresponding text for further details regarding pre-defined pin assignments).

Device C **4670** is a peripheral device which includes
25 interfaces **4675** and **4680**. Interface **4675** connects to device Z **4600**'s interface **4610** which allows device C **4670** to send data to device Z **4600**. Interface **4675** includes four output pins whereas interface **4610** includes three input pins. Since interface **4675** has more pins than
30 interface **4610** and since interface **4610** is pre-defined,

interface **4675**'s pin **4678** does not have a corresponding pin to connect in interface **4610** and, as such, device C **4670** is not able to send data to device Z **4600** at its maximum rate. Interface **4680** connects to device Z **4600**'s interface **4615**
5 which allows device C **4670** to receive data from device Z **4600**.

Interface **4680** includes five input pins whereas interface **4615** includes four output pins. Since interface **4680** has more pins than interface **4615**, interface **4680**'s
10 pin **4682** does not have a corresponding pin to connect in interface **4615** and, as such, device C **4670** is not able to receive data from device Z **4600** at its maximum rate.

Device D **4685** is a peripheral device which includes interfaces **4690** and **4695**. Interface **4690** connects to
15 device Z **4600**'s interface **4625** which allows device D **4685** to send data to device Z **4600**. Interface **4625** includes two input pins whereas interface **4690** includes one output pin. Since interface **4625** has more pins than interface **4690**, interface **4625**'s pin **4628** does not have a corresponding pin
20 to connect in interface **4690** and, as such, device Z **4600** is not able to receive data from device D **4685** at its maximum rate.

Interface **4695** connects to device Z **4600**'s interface **4630** which allows device D **4685** to receive data from device
25 Z **4600**. Interface **4630** includes three output pins whereas interface **4695** includes two input pins. Since interface **4630** has more pins than interface **4695**, interface **4630**'s pin **4632** does not have a corresponding pin to connect in interface **4695** and, as such, device Z **4600** is not able to
30 send data to device D **4685** at its maximum rate.

Since interfaces **4610**, **4615**, **4625**, and **4630** are pre-defined interfaces, device Z **4600** is not able to use unused pins in one interface to compensate for needed pins in another interface. The example in **Figure 46B** shows that
5 interface **4610** requires one more input pin and interface **4625** is not using one of its input pins (e.g. pin **4628**). Since interfaces **4610** and **4625** are pre-defined, pin **4628** cannot be used with interface **4610** to receive data from device C **4670**. In addition, the example in **Figure 46B**
10 shows that interface **4615** requires one more output pin and interface **4630** is not using one of its output pins (e.g. pin **4632**). Since interfaces **4615** and **4630** are pre-defined, pin **4632** cannot be used with interface **4615** to send data to device C **4670**. Due to device Z **4600**'s pre-defined
15 interfaces, IOC A **4605** and IOC B **4620** are not able to maximize data throughput to either peripheral device that is shown in **Figure 46B**.

Figure 47A is a diagram showing a device with dynamic interfaces that is connected to a first set of peripheral
20 devices. Device Z **4700** includes two input output controllers (IOC's) which are IOC A **4705** and IOC B **4710**. IOC A **4705** and IOC B **4710** are similar to IOC A **4605** and IOC B **4620**, respectively, that are shown in **Figures 46A** and **46B**. IOC A **4705** and IOC B **4710** are responsible for
25 exchanging information between device Z **4700** and peripheral devices connected to device Z **4700**. Device Z **4700** exchanges information between peripheral devices using dynamic interfaces **4730** and **4735**.

Interface **4730** includes five input pins, each of which
30 is dynamically assigned to either IOC A **4705** or IOC B **4710**

using flexible input-output A **4720** and flexible input-output B **4725**, respectively. Interface **4735** includes seven output pins, each of which is dynamically assigned to either IOC A **4705** or IOC B **4710** using flexible input-output
5 A **4720** and flexible input-output B **4725** respectively. Flexible input-output control **4715** configures flexible input-output A **4720** and flexible input-output B **4725** at a particular time during device Z **4700**'s initialization process, such as system boot. Device Z **4700** informs
10 flexible input-output control **4715** as to which interface pins are to be assigned to IOC A **4705** and which interface pins are to be assigned to IOC B **4710**.

With peripheral devices connected to device Z **4700** as shown in **Figure 47A**, flexible input-output control **4715**
15 assigns three input pins of interface **4730** (e.g. In-1, In-2, In-3) to IOC A **4705** using flexible input-output A **4720** in communicate with device A **4740** through to match the three output pins included in device A **4740**'s interface **4745**. Device A **4740** is similar to device A **4635** that is
20 shown in **Figures 46A** and **46B**. In addition, flexible input-output control **4715** assigns the remaining two input pins in interface **4730** (e.g. In-4, In-5) to IOC B **4710** using flexible input-output B **4725** in order to communicate with device B **4755** through the two output pins included in
25 device B **4755**'s interface **4760** (see **Figure 50** and corresponding text for further details regarding flexible input-output configuration). Device B **4755** is similar to device B **4650** that is shown in **Figures 46A** and **46B**. As one skilled in the art can appreciate, a dynamic input
30 interface may include more or less input pins than what is shown in **Figure 47A**.

For output pin assignments, flexible input-output control **4715** assigns four output pins of interface **4735** (e.g. Out-1 through Out-4) to IOC A **4720** using flexible input-output A **4720** in order to communicate with device A **4740** through the four input pins included in device A **4740**'s interface **4750**. In addition, flexible input-output control **4715** assigns the remaining three output pins in interface **4735** (e.g. Out-5 through Out-7) to IOC B **4710** using flexible input-output B **4725** in order to communicate with device B **4755** through the three input pins included in device B **4755**'s interface **4765** (see **Figure 50** and corresponding text for further details regarding flexible input-output configuration). As one skilled in the art can appreciate, a dynamic output interface may include more or less output pins than what is shown in **Figure 47A**.

When a developer connects peripheral devices with different interfaces to device Z **4700**, the developer programs flexible input-output control **4715** to configure flexible input-output A **4720** and flexible input-output B **4725** in a manner suitable for the newly connected peripheral devices interfaces (see **Figure 47B** and corresponding text for further details).

Figure 47B is a diagram showing a central device with dynamic interfaces that has re-allocated pin assignments in order to match two newly connected peripheral devices, such as device C **4770** and device D **4785**. Device Z **4700** was originally configured to interface with peripheral devices other than device C **4770** and device D **4785** (see **Figure 47A** and corresponding text for further details). Device C **4770** and device D **4785** include interfaces different than the

previous peripheral devices that device Z **4700** was connected. Device C **4770** and device D **4785** are similar to device C **4670** and device D **4685**, respectively, that are shown in **Figures 46A** and **46B**.

5 Upon boot-up or initialization, flexible input-output control **4715** re-configures flexible input-output A **4720** and flexible input-output B **4725** in a manner that corresponds to device C **4770** and device D **4785** interfaces. With peripheral devices connected as shown in **Figure 47B**,
10 flexible input-output control **4715** assigns four input pins of interface **4730** (e.g. In-1 through In-4) to IOC-A **4705** using flexible input-output A **4720** in order to communicate with device C **4770** through the four output pins included in device C **4770**'s interface **4775**. In addition, flexible
15 input-output control **4715** assigns the remaining input pin in interface **4730** (e.g. In-) to IOC B **4710** using flexible input-output B **4725** in order to communicate with device D **4785** through the output pin included in device D **4785**'s interface **4790** (see **Figure 50** and corresponding text for
20 further details regarding flexible input-output configuration). As one skilled in the art can appreciate, a dynamic input interface may include more or less input pins, as well as more or less interfaces may be used, than what is shown in **Figure 47B**.

25 For output pin assignments, flexible input-output control **4715** assigns five output pins of interface **4735** (e.g. Out-1 through Out-5) to IOC A **4705** using flexible input-output A **4720** in order to communicate with device C **4770** through the five input pins included in device C
30 **4770**'s interface **4780**. In addition, flexible input-output

control **4715** assigns the remaining two output pins in interface **4735** (e.g. Out-6 and Out-7) to IOC B **4710** using flexible input-output B **4725** in order to communicate with device D **4785** through the two input pins included in device
5 D **4785**'s interface **4795** (see **Figure 50** and corresponding text for further details regarding flexible input-output configuration). As one skilled in the art can appreciate, a dynamic input interface may include more or less input pins, as well as more or less interfaces may be used, than
10 what is shown in **Figure 47B**.

Flexible input-output control **4715**, flexible input-output A **4720**, and flexible input-output B **4725** allow device Z **4700** to maximize interface utilization by reassigning pins included in interfaces **4730** and **4735** based
15 upon peripheral device interfaces that are connected to device Z **4700**.

Figure 48 is a flowchart showing steps taken in a device configuring its dynamic input and output interfaces based upon peripheral devices that are connected to the
20 device. The device includes flexible input-output logic which is configured to route each interface pin to a particular input output controller (IOC). Each IOC is responsible for exchanging information between the device and a particular peripheral device (see **Figure 47A, 47B, 50**, and corresponding text for further details regarding flexible input-output logic configuration). The example in
25 **Figure 48** shows that the device is configuring two flexible input-output blocks, such as flexible input-output A **4840** and flexible input-output B **4860**. Flexible input-output A
30 **4840** and flexible input-output B **4860** are similar to

flexible input-output A **4720** and flexible input-output B **4725**, respectively, that are shown in **Figures 47A** and **47B**. As one skilled in the art can appreciate, more or less flexible input-output blocks may be configured using the
5 same technique as shown in **Figure 48**.

Processing commences at **4800**, whereupon processing receives a number of input pins to allocate to flexible input-output A **4840** from processing unit **4820** (step **4810**). Processing unit **4820** is similar to processing units **4320**,
10 **4430**, and **4530** shown in **Figures 43**, **44**, and **45**, respectively. Processing assigns the requested number of input pins to flexible input-output A **4840** at step **4830** by starting at the lowest numbered pin and assigning pins sequentially until flexible input-output A **4840** is assigned
15 the proper number of pins (see **Figures 49A**, **50**, and corresponding text for further details regarding input pin assignments). Processing assigns remaining input pins to flexible input-output B **4860** at step **4850**. For example, a device's dynamic interface may include five input pins that
20 are available for use and flexible input-output A **4840** may be assigned three input pins. In this example, flexible input-output B **4860** is assigned the remaining two input pins. As one skilled in the art can appreciate, other pin assignment methods may be used to configure flexible input-
25 output logic.

Processing receives a number of output pins to allocate to flexible input-output A **4840** from processing unit **4820** at step **4870**. Flexible input-output control assigns the requested number of output pins to flexible
30 input-output A **4840** at step **4880** by starting at the lowest

numbered pin and assigning pins sequentially until flexible input-output A **4840** is assigned the proper number of output pins (see **Figure 7B** and corresponding text for further details regarding output pin assignments). Processing
5 assigns the remaining output pins to flexible input-output B **4860** at step **4890**. For example, a device may include seven output pins that are available for use and flexible input-output A **4840** may be assigned four output pins. In this example, flexible input-output B **4860** is assigned the
10 remaining three output pins. As one skilled in the art can appreciate, other pin assignment methods may be used to configure flexible input-output logic. Processing ends at **4895**.

Figure 49A is a diagram showing input pin assignments
15 for flexible input-output logic corresponding to two input controllers. A device uses flexible input-output logic between the device's physical interface and the device's input controllers in order to dynamically assign each input pin to a particular input controller (see **Figures 47A, 47B,**
20 **48, 50,** and corresponding text for further details regarding flexible input-output logic location and configuration). Each input controller has corresponding flexible input-output logic. The example in **Figure 49A** shows pin assignments for flexible input-output A and
25 flexible input-output B which correspond to an input controller A and an input controller B.

The device has five input pins to assign to either flexible input-output logic A or flexible input-output logic B which are pins **4925, 4930, 4935, 4940, and 4945**.
30 In order to minimize pin assignment complexity, the device

assigns input pins to flexible input-output logic A starting with the first input pin. The example shown in **Figure 49A** shows that flexible input-output logic A input pin assignments start at arrow **4910**'s starting point, and progress in the direction of arrow **4910** until flexible input-output logic A is assigned the correct number of input pins. For example, if flexible input-output logic A requires three input pins, the device starts the pin assignment process by assigning pin **4925** to flexible input-output logic A, and proceeds to assign pins **4930** and **4935** to flexible input-output logic A.

Once the device is finished assigning pins to flexible input-output logic A, the device assigns input pins to flexible input-output logic B. The example shown in **Figure 49A** shows that flexible input-output logic B input pin assignments start at arrow **4920**'s starting point, and progress in the direction of arrow **4920** until flexible input-output logic B is assigned the correct number of input pins. For example, if flexible input-output logic B requires two input pins, the device starts the pin assignment process by assigning pin **4945** to flexible input-output logic B, and then assigns pin **4940** to flexible input-output logic B. As one skilled in the art can appreciate, other methods of input pin assignment methods may be used for allocating input pins to flexible input-output logic.

Figure 49B is a diagram showing output pin assignments for flexible input-output logic corresponding to two output controllers. As discussed in **Figur 49A** above, a device uses flexible input-output logic between the device's

physical interface and the device's input controllers in order to dynamically assign each input pin to a particular input controller. Similarly, the device uses the flexible input-output logic to dynamically assign each output pin to a particular output controller. The example in **Figure 49B** shows pin assignments for flexible input-output A and flexible input-output B which correspond to output controller A and output controller B.

The device has seven output pins to assign to either flexible input-output logic A or flexible input-output logic B which are pins **4960** through **4990**. In order to minimize pin assignment complexity, the device assigns output pins to flexible input-output logic A starting with the first output pin. The example shown in **Figure 49B** shows that flexible input-output logic A output pin assignments start at arrow **4955's** starting point, and progress in the direction of arrow **4955** until flexible input-output logic A is assigned the correct number of output pins. For example, if flexible input-output logic A requires three output pins, the device starts the pin assignment process by assigning pin **4960** to flexible input-output logic A, and proceeds to assign pins **4970** and **4975** to flexible input-output logic A.

Once the device is finished assigning output pins to flexible input-output logic A, the device assigns output pins to flexible input-output logic B. The example shown in **Figure 49B** shows that flexible input-output logic B output pin assignments start at arrow **4962's** starting point, and progress in the direction of arrow **4962** until flexible input-output logic B is assigned the correct

number of output pins. For example, if flexible input-output logic B requires two output pins, the device starts the pin assignment process by assigning pin **4990** to flexible input-output logic B, and then assigns pin **4985** to flexible input-output logic B. In this example, output pin **4975** is not assigned to either flexible input-output A or flexible input-output B. As one skilled in the art can appreciate, other methods of output pin assignment methods may be used for allocating output pins to flexible input-output logic.

Figure 50 is a diagram showing a flexible input-output logic embodiment. Device **5000** includes input pins **5002**, **5004**, and **5006** which may be connected to external peripheral devices to exchange information between device **5000** and the peripheral devices. Device **5000** includes flexible input-output logic to dynamically assign pins **5002**, **5004**, and **5006** to either input output controller (IOC) A **5030** or IOC B **5060**. IOC A **5030** and IOC B **5060** are similar to IOC A **4705** and IOC B **4710**, respectively, that are shown in **Figures 47A** and **47B**.

Flexible input-output controller **5065** configures flexible input-output A **5010** and flexible input-output B **5040** using control lines **5070** through **5095**. Flexible input-output controller **5065** is similar to flexible input-output controller **4715** that is shown in **Figures 47A** and **47B**. In addition, flexible input-output A **5010** and flexible input-output B **5040** are similar to flexible input-output A **4720** and flexible input-output B **4725**, respectively, that are shown in **Figures 47A** and **47B**. During flexible input-output logic configuration, flexible

input-output controller **5065** assigns each input pin (e.g. pins 5002-5006) to a particular IOC by either enabling or disabling each control line. If pin **5002** should be assigned to IOC A **5030**, flexible input-output controller

5 **5065** enables control line **5070** and disables control line **5075**. This enables AND gate **5015** and disables AND gate **5045**. By doing this, information on pin **5002** is passed to IOC A **5030** through AND gate **5015**. If pin **5004** should be assigned to IOC A **5030**, flexible input-output controller

10 **5065** enables control line **5080** and disables control line **5085**. This enables AND gate **5020** and disables AND gate **5050**. By doing this, information on pin **5004** is passed to IOC A **5030** through AND gate **5020**. If pin **5006** should be assigned to IOC B **5060**, flexible input-output controller

15 **5065** enables control line **5095** and disables control line **5090**. This enables AND gate **5055** and disables AND gate **5025**. By doing this, information on pin **5006** is passed to IOC B **5060** through AND gate **5055**. As one skilled in the art can appreciate, flexible input-output logic may be used

20 for more or less input pins that are shown in **Figure 50** as well as output pin configuration. As one skilled in the art can also appreciate, other methods of circuit design configuration may be used in flexible input-output logic to manage device interfaces.

25 In one embodiment, software code may be used instead of hardware circuitry to manage interface configurations. For example, a device may load input and output information in a large look-up table and distribute the information to particular interface pins based upon a particular

30 configuration.

While particular embodiments of the present invention have been shown and described, it will be obvious to those skilled in the art that, based upon the teachings herein, changes and modifications may be made without departing
5 from this invention and its broader aspects and, therefore, the appended claims are to encompass within their scope all such changes and modifications as are within the true spirit and scope of this invention. Furthermore, it is to be understood that the invention is solely defined by the
10 appended claims. It will be understood by those with skill in the art that if a specific number of an introduced claim element is intended, such intent will be explicitly recited in the claim, and in the absence of such recitation no such limitation is present. For a non-limiting example, as an
15 aid to understanding, the following appended claims contain usage of the introductory phrases "at least one" and "one or more" to introduce claim elements. However, the use of such phrases should not be construed to imply that the introduction of a claim element by the indefinite articles
20 "a" or "an" limits any particular claim containing such introduced claim element to inventions containing only one such element, even when the same claim includes the introductory phrases "one or more" or "at least one" and indefinite articles such as "a" or "an"; the same holds
25 true for the use in the claims of definite articles.